# Laboratory 1

(Due date: 002: January 20th, 003: January 20th, 004: January 21st)

## OBJECTIVES

- ✓ Introduce VHDL Coding for FPGAs.
- ✓ Learn to write testbenches in VHDL.
- ✓ Learn the Xilinx FPGA Design Flow with the ISE 14.7 Webpack: Synthesis, Simulation, and Bitstream Generation.
- ✓ Learn how to assign FPGA I/O pins and download the bitstream on the Nexys<sup>™</sup>-4 Artix-7 FPGA Board.

### VHDL CODING

✓ Refer to the <u>Tutorial: VHDL for FPGAs</u> for a list of examples.

#### NEXYS<sup>™</sup>-4 ARTIX-7 FPGA BOARD SETUP

- The Nexys-4 Board can receive power from the Digilent USB-JTAG Port (J6). Connect your Board to a computer via the USB cable. If it does not turn on, connect the power supply of the Board.
- Nexys-4 documentation: Available in <u>class website</u>.

## FIRST ACTIVITY (100/100)

•	<b>PROBLEM:</b> A lock is opened ( $f='1'$ ) only for three combinations of switches: 1100, 0101,	A	в	С	D	F
	1101, where 'I' represents the ON position of a switch and 'O' the OFF position.	0	0	0	0	
	$\checkmark$ Complete the truth table for this circuit:	0	0	0	1	
		0	0	1	0	
		0	0	1	1	
		0	1	0	0	
	<ul> <li>Simplify the Boolean expression;</li> </ul>	0	1	0	1	
		0	1	1	0	
	f =	1	T	T T	L L	
		1	0	0	1	
		1	0	1	0	
		1	0	1	1	
		1	1	0	0	
		1	1	0	1	
		1	1	1	0	
		1	1	1	1	

#### XILINX FPGA DESIGN FLOW:

- ✓ Create a new ISE Project. Select the XC7A100T-3CSG24 Artix-7 FPGA device.
- ✓ Write the VHDL code that implements the simplified Boolean expression. Synthesize your circuit (Synthesize XST)
- $\checkmark$  Write the VHDL testbench to test the circuit for every possible combination of the inputs.
- ✓ Perform <u>Functional Simulation</u> (Simulate Behavioral Model). **Demonstrate this to your TA.**
- ✓ I/O Assignment: Create the UCF file. Use SW0 to SW3 on the Nexys-4 Board for the inputs, and LED(0) for the output
- ✓ Implement your design (Implement Design).
- ✓ Perform Timing Simulation (Simulate Post-Place & Route Model). Demonstrate this to your TA.
- ✓ Generate the bitstream file (Generate Programming File).
- ✓ Download the bitstream on the FPGA (Configure Target Device) and test. Demonstrate this to your TA.
- Submit (<u>as a .zip file</u>) the generated files: VHDL code, VHDL testbench, and UCF file to Moodle (an assignment will be created). DO NOT submit the whole ISE Project.

TA signature: \_\_\_\_\_

Date: \_\_\_\_\_